Zero to ASIC Course
  • Articles
  • About Matt Venn
  • Interviews
  • Newsletter
  • Resources
  • Terminology
  • Videos
  • Buy a ticket
Global Nav Open Menu Global Nav Close Menu
  • Articles
  • About Matt Venn
  • Interviews
  • Newsletter
  • Resources
  • Terminology
  • Videos
  • Buy a ticket

Contact

Got a question? Want to say hello? I look forward to hearing from you!

An email address is required.

It was a great fun way to introduce people to Verilog and basic digital design in general. You don't have to have done tons of FPGA stuff or be an expert at Verilog at all. If you’re interested in hardware in general I'd say it's accessible.

Matthew Beech

© Zero to ASIC Course 2022 Buy a ticket Contact Newsletter Image Attribution