Zero to ASIC Course
  • Articles
  • About Matt Venn
  • Interviews
  • Newsletter
  • Resources
  • Terminology
  • Videos
  • Buy a ticket
Global Nav Open Menu Global Nav Close Menu
  • Articles
  • About Matt Venn
  • Interviews
  • Newsletter
  • Resources
  • Terminology
  • Videos
  • Buy a ticket

Newsletter

Sign up to the Zero to ASIC course newsletter!

  • Discount codes for the course
  • Course updates
  • Related projects like TinyTapeout and SiliWiz
  • Early access to new material
  • Interviews & Videos
  • News from the world of open source silicon
The part I enjoyed the most was going back to the Verilog and seeing test benches pass. In particular the waveform viewer. At the latter parts of course you're simulating the entire Caravel system on chip with a RISCV core. Being able to drill down into everything inside that core, I can log the program counter, I can log all the address and data buses and you can just see in exquisite detail what the system is doing, and it's doing that because I programmed it. Being able to drill down into that detail was really fascinating.

Jonathan Pallant (digital course)

Related

  • Resources
  • Zero to ASIC Analog Course
  • Zero to ASIC Digital Course
  • Review of 2024 and aims for 2025
  • Tiny Tapeout 9
  • My analog microelectronics journey
  • Review of 2023 and aims for 2024
  • Tiny Tapeout 2 Silicon Is Alive!
  • Tiny Tapeout 4
  • Review of 2022 and aims for 2023
  • Cloud Tools for ASIC Development
  • GlobalFoundries 180nm Fab
  • Submit Tiny Tapeout Projects to an MPW
  • Tiny Tapeout 2 submitted for manufacture
  • Zero to ASIC course Ticket Grant
© Zero to ASIC Course 2025 Buy an analog ticket Buy a digital ticket Contact Newsletter Image Attribution