Zero to ASIC Course
  • Articles
  • About Matt Venn
  • Interviews
  • Newsletter
  • Resources
  • Terminology
  • Videos
  • Buy a ticket
Global Nav Open Menu Global Nav Close Menu
  • Articles
  • About Matt Venn
  • Interviews
  • Newsletter
  • Resources
  • Terminology
  • Videos
  • Buy a ticket

Newsletter

Sign up to the newsletter to keep up to date with all things Zero to ASIC!

  • Get discount codes for the course
  • Early access to new material and videos
  • Latest news in the open source ASIC world

The part I enjoyed the most was going back to the Verilog and seeing test benches pass. In particular the waveform viewer. At the latter parts of course you're simulating the entire Caravel system on chip with a RISCV core. Being able to drill down into everything inside that core, I can log the program counter, I can log all the address and data buses and you can just see in exquisite detail what the system is doing, and it's doing that because I programmed it. Being able to drill down into that detail was really fascinating.

Jonathan Pallant

Related

  • MPW5 submitted!
  • MPW1 is Alive
  • MPW1 Bringup
  • MPW4 submitted!
  • MPW3 submitted!
  • About Matt Venn
  • Course Improvements
  • Full course content
  • MPW2 Submitted
  • My Zero to ASIC journey
  • My first ASIC - MPW1 submitted
  • Resources
© Zero to ASIC Course 2022 Buy a ticket Contact Newsletter Image Attribution