Zero to ASIC Course
  • Articles
  • About Matt Venn
  • Interviews
  • Newsletter
  • Resources
  • Terminology
  • Videos
  • Buy a ticket
Global Nav Open Menu Global Nav Close Menu
  • Articles
  • About Matt Venn
  • Interviews
  • Newsletter
  • Resources
  • Terminology
  • Videos
  • Buy a ticket

Newsletter

Sign up to the Zero to ASIC course newsletter!

  • Discount codes for the course
  • Course updates
  • Related projects like TinyTapeout and SiliWiz
  • Early access to new material
  • Interviews & Videos
  • News from the world of open source silicon

I think that starting from zero you will learn enough Verilog to write something that synthesizes and runs and then they you can harden into a design and that would be a pretty rad intro to to Verilog.

Zbychu

Related

  • Tiny Tapeout 4
  • Review of 2022 and aims for 2023
  • Cloud Tools for ASIC Development
  • GlobalFoundries 180nm Fab
  • Submit TinyTapeout Projects to an MPW
  • Tiny Tapeout 2 submitted for manufacture
  • Zero to ASIC course Ticket Grant
  • MPW8 submitted!
  • Monthly Update - September 2022
  • 3D Rendering of GDS Files
  • 3D Printed Standard Cells
  • MPW7 submitted!
  • MPW6 submitted!
  • MPW5 submitted!
  • MPW1 is Alive
© Zero to ASIC Course 2023 Buy a ticket Contact Newsletter Image Attribution